This paper describes the design and implementation of a carry save adder cell for multi-valued logic (modulo 4) VLSI using the HAMLET CAD tool [ll. A VLSI test and evaluation integrated circuit was implemented with MAGIC, simulated using SPICE, and fabricated through the MOSIS service. Engineering modifications to the original current-mode inverter cells used by HAMLET were made leading to significant power savings in a complete design. The fabricated device performed as predicted by SPICE simulation.
I. INTRODUCTION
In recent years, continued improvements in VLSI fabrication processes have led to a renewed interest in current-mode CMOS high-radix arithmetic circuits. Of particular importance is the development of high speed compact multiplier circuits for the rapidly expanding fields of digital signal processing and digital control systems. In most modern high-speed arithmetic units, multiplication of long data words is performed by simultaneously generating sets of partial products and then summing them together with a network of carry save adders (CSAs) in an operation that is referred to as "row reduction." Scalability difficulties of CSA networks can be overcome by utilizing a high-radix signed number system to significantly reduce the number of transistors required for the addition of large data-words.
DESIGN OF MODULO 4 ADDER CELT.,
At the core of the current-mode circuits required to implement an MVL expression is a CMOS inverter with a current input. In Figure 1 , The nFET device MO operates in saturation because VDS = VGS and VDS > V, Ignoring the Early voltage and bulk effects which are minimal, the saturation value of the drain current is given by:
(1 )
Since the drain current ID is the input current, then the operating point at which the nMOS device MO becomes saturated is found by:
Isw and Vsw refer to the "switching"current and switching voltage respectively. The basic cells used to implement the current mode logic consist of the current-input CMOS inverter with the output connected to a single nMOS or PMOS The column output generator is actually a step down function generator in which the geometry of the nMOS transistor M3 is proportioned to produce the desired output current for its term. The output currents from various step up and step down generators are connected to the input of the column U.S. Government work not protected by U.S. copyright generator, which in turn generates its output value only when the input current is 0.
HAMLET -A CAD Tool for MVL Design
Unlike binary logic design, MVL of radix greater than 2 quickly becomes difficult to conceptualize.
The MVL CAD tool HAMLET uses a sum-ofproducts (SOP) expression as formatted input[ 11. Since HAMLET will minimize the SOP expression, any valid SOP expression which completely describes the functionality of the design is sufficient. Recalling for the full adder: 
Minimization of Literals Using, HAMLET
Heuristics Once the file containing the required SOP terms was input into the HAMLET CAD tool, Simulated Annealing minimization was used, reducing the Sum function from 48 to 32 terms, and the Carry function from 17 to 15 required terms. Table 3 shows the reduced SOP expressions returned by HAMLET which were utilized to implement the modulo-four adder. 
IMPLEMENTATION
To implement the MVL expression, different values of current correspond to the four different logic levels. A serious drawback to this implementation is that it requires current to be constantly flowing in the circuit. The logic levels and switching points were designed as shown in Figure 5 . The column output generator outputs a current of predetermined value if there is no current flow at its input. This input is the wired-OR of the step-up and step-down generators. The predetermined value will be one of the designed logic levels. This value is set by the gate dimensions of the output transistor. Note that the column output generator is insensitive to the value of the input current when it is present, i.e. it does not produce an output if the input is not zero. "here is one column output generator per minterm. In order to improve the implementation of the MVL expression design, several engineering changes were made to the basic cells used by HAMLET and implemented in a custom layout of the final device.
Minimum wire width is reduced from 4pm to 2pm with a h of l.Opm, allowing better precision in control of threshold detector values and column output generator current levels. In order to reduce power requirements for this design and improve noise margin performance, the logic value thresholds and the ideal current values produced by the step-up and stepdown generators were redesigned as follows: The power dissipation for this circuit is exDectedly high because the proper operation of this-type of multi-valued logic circuit requires continuous current flow. Unlike conventional CMOS logic, the static power dissipation is much greater than the transistor leakage current.
The components were combined to yield a fairly typical minterm for analysis. The minterm chosen was: 
VDD and Ground Rail Considerations
Power consumption was also a major design consideration, as discussed earlier. Care must be exercised to ensure that the circuit will not fail due to electromigration problems associated with excess current within the interconnect network. In addition, to separate power and ground rails for each tower and the current mirror unit, metal 2 was used which has a nominal rating of 1 mA/pm of width. As can be observed in the power plot of Figure 7 , at no point does the current exceed 3OmA on any rail. These measurements were recorded during the functional test. These values are relatively high, but do not pose a threat to the circuit. . .
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Figure 7: Current Measurements at VDD and Ground Rails Finally, there are transients in the output due to the nature of the circuit. The various minterms turn "on" and "oP' at different times depending on the current levels at their inputs. This results in transients while the circuit is stabilizing between input changes. Provided the transients do not exceed power ratings (as previously shown) and the output is sampled once it has stabilized, these hazards will not affect the circuit operation. The time delay for transients to subside can be included in the delay of the adder.
Simulation of Completed Chip Design
A series of square current waveforms were applied at each input in order to simulate all combinations possible. The SPICE model produced output demonstrating the correct counting sequence at the output nodes for all input combinations.
IV. SuMRlARY OF TEST R E S m S
This section summarizes the performance characteristics and functionality of the multiple-valued logic (modulo four) carry save adder designed and implemented in current mode CMOS. A total of 15 devices were returned from fabrication, 12 of which were mounted in appropriate packages. Four devices from the lot were completely tested (devl -dev4). In order to readily test these devices, a custom testbench was designed and constructed.
Static Power Tests
Static power test results for no-load and full-load conditions were found to be slightly higher than those obtained from SPICE simulation of the layout. The following table shows the power consumption of the major components of the third device in the test lot: The four test devices were measured under no load conditions (all inputs set to OuA). As VDD was ramped from 0 to 5.0v, the power supply current was recorded. The static power consumption was calculated by finding an average current for the four devices and then multiplying by a constant W D of 5 . 0~.
The resulting average static power under no load conditions is plotted as a function of VDD along side the simulation obtained from SPICE in Figure 8 . Static Power Consumption For full load testing, all inputs were held high (120pA each) and VDD was set to 5 . 0~. Once again, the power supply current was recorded for each test device. The measured values are shown compared with the full power simulation obtained from the SPICE model in Table 9 . 195pA for these transitions. This result translates into a peak power rating for the device of 353.63mW, assuming all three inputs experience a simultaneous transition from logic 2 to logic 3.
Functional Testing
Steady-state functional values for output currents were within 1.5% of design, and most were found to be significantly less than 1 .O%. Exhaustive functional logic testing was conducted (64 input combinations), and no deviation from predicted output values was observed in steady-state. Table 10 is a sample set fiwm the input test on a sample test IC.
Design delays were predicted using the extracted SPICE model of the adder. Customized pulsed current waveforms were provided to the input nodes. The output waveforms for the sum and carry out were obtained with a lKohm resistive load. This was done in order to gain a quantitative result which could be compared to the measured values.
Results Discussion
Steady-state functional operation conformed very closely to design and simulation. Output currents were on average within 1 percent of ideal operation for Vdd set to 5.0~. This is important due to the fact that these devices are designed to operate in both parallel (carry save) and serial (ripple) adder conflgurations. Static power consumption for no load, full load, and peak power were very close to design values. 
V. CONCLUSIONS
HAMLET was successfully utilized in the design phase of a radix-4 adder cell. Minimization heuristics correctly produced a set of sum-of-product expressions for the sum and the carry out function, which, when implemented and tested, correctly computed the desired functions.
